OrCAD EE Designer (Pspice Designer) - 소프트웨어카탈로그 - 국내 최대 큐브릿지 IT 전문 쇼핑몰

소프트웨어 Software

상담시간 평일: 08:30~05:50 , 점심: 11:40~13:00, 휴일: 토·일·공휴일
고객의소리 Q&A
자주 묻는 질문 FAQ
제품게시요청
제조사 지원센터
입금계좌안내

OrCAD EE Designer (Pspice Designer)

OrCAD EE Designer (Pspice Designer)
Bring automation and predictability to engineering change orders
모델명 :

제조사 : Cadence Design Systems Brand Shop

제품번호 : 7178

유사 기능 제품: 캐드/캠 유틸리티

본 제품은 단종 되어 판매가 중단되었으니, 후속제품을 확인해주시기 바랍니다.

P#	OS	언어	제품구분	버전	소비자가	공급가	견적	주문
본 제품은 상담 후 가격 확인이 가능한 제품입니다. 견적요청 및 제품문의를 클릭해주시기 바랍니다.

가격 더 보기

가격 정보 접기

견적 및 주문을 진행하시려면 로그인이 필요합니다.
‘주문’이 활성화 되어 있지 않은 제품은 ‘견적요청’을 해주시면 현 시점 최적가로 제공 해드립니다.

Bring automation and predictability to engineering change orders

Encounter Conformal ECO Designer enables designers to implement RTL engineering change orders for pre- and post-mask layout. It combines automatic ECO analysis and design netlist modification with world-class equivalence checking to boost performance and productivity.

동일계열 제품

Engineering change orders (ECOs) are a time of high stress, long work hours, and uncertainty. Even if the logic change is implemented in the netlist, there might not be enough spare gates on the mask to implement the change.

Cadence® Encounter® Conformal® ECO Designer is a unique technology that combines logic equivalence checking (for the most complex SoC and datapath-intensive designs) with functional ECO analysis and generation, design netlist modification, clock domain synchronization, and semantics checks. With a complete ECO solution that spans different parts of the RTL-to-GDSII flow, design teams benefit from automation, predictability, and the highest quality ECOs.

Features/Benefits

Accelerates turnaround time by minimizing manual intervention and eliminating time-consuming iterations
Generates early estimates on ECO feasibility
Provides high value in the design cycle when schedule delays are highly visible
Improves productivity and offers flexibility to do ECOs with metal-only layers, thus reducing manufacturing costs
Reduces verification time by verifying multimillion-gate designs much faster than traditional gate-level simulation
Decreases the risk of missing critical bugs through independent verification technology technologies

OrCADPro, OrCADProducts, OrCADEEDesigner,OrCADEEDesignerPspiceDesigner, OrCAD, Inc, Cadence Design Systems